

Contents lists available at ScienceDirect

# Journal of Crystal Growth



CrossMark

journal homepage: www.elsevier.com/locate/jcrysgro

# Lateral overgrowth of germanium for monolithic integration of germanium-on-insulator on silicon

Ju Hyung Nam<sup>a,1</sup>, Sabri Alkis<sup>b,2</sup>, Donguk Nam<sup>a,3</sup>, Farzaneh Afshinmanesh<sup>c,4</sup>, Jaewoo Shim<sup>d,5</sup>, Jin-Hong Park<sup>d,6</sup>, Mark Brongersma<sup>c,7</sup>, Ali Kemal Okyay<sup>b,8</sup>, Theodore I. Kamins<sup>a,9</sup>, Krishna Saraswat<sup>a,\*,10</sup>

<sup>a</sup> Deptartment of Electrical Engineering, Stanford University, Stanford, CA 94305-4075, USA

<sup>b</sup> Department of Electrical and Electronics Engineering, UNAM-National Nanotechnology Research Center, Institute of Materials Science and Nanotechnology,

Bilkent University, Ankara 06800, Turkey

<sup>c</sup> Geballe Laboratory for Advanced Materials, Stanford University, 476 Lomita Mall, Stanford, CA 94305-4045, USA

<sup>d</sup> School of Information and Communication Engineering, Sungkyunkwan University, Suwon, Gyeonggi Province 440-746, Republic of Korea

#### ARTICLE INFO

Article history: Received 8 May 2014 Received in revised form 14 October 2014 Accepted 1 November 2014 Communicated by D.W. Shaw Available online 8 January 2015

Keywords: A1. Defects A3. Chemical vapor deposition process B2. Semiconducting germanium B3. Infrared devices

# ABSTRACT

A technique to locally grow germanium-on-insulator (GOI) structure on silicon (Si) platform is studied. On (001) Si wafer, silicon dioxide (SiO<sub>2</sub>) is thermally grown and patterned to define growth window for germanium (Ge). Crystalline Ge is grown via selective hetero-epitaxy, using SiO<sub>2</sub> as growth mask. Lateral overgrowth of Ge crystal covers SiO<sub>2</sub> surface and neighboring Ge crystals coalesce with each other. Therefore, single crystalline Ge sitting on insulator for GOI applications is achieved. Chemical mechanical polishing (CMP) is performed to planarize the GOI surface. Transmission electron microscopy (TEM) analysis, Raman spectroscopy, and time-resolved photoluminescence (TRPL) show high quality crystalline Ge sitting on SiO<sub>2</sub>. Optical response from metal-semiconductor-metal (MSM) photodetector shows good optical absorption at 850 nm and 1550 nm wavelength.

© 2015 Elsevier B.V. All rights reserved.

# 1. Introduction

Ge shows great promise in electronic and optical applications. Its low optical bandgap of 0.66 eV allows it to absorb infrared (IR) light. With strain engineering, its optical bandgap can be further decreased to detect 1550 nm and longer wavelength light, which

E-mail addresses: junam@stanford.edu (J.H. Nam),

sabrialkis@gmail.com (S. Alkis), dwnam@stanford.edu (D. Nam), farzaane@stanford.edu (F. Afshinmanesh), shimjw7@gmail.com (J. Shim), jhpark9@skku.edu (J.-H. Park), brongersma@stanford.edu (M. Brongersma), aokyay@ee.bilkent.edu.tr (A.K. Okyay), kamins@stanford.edu (T.I. Kamins), saraswat@cis.stanford.edu (K. Saraswat).

<sup>4</sup> Fax: +1 650 736 1984.

- <sup>6</sup> Fax: +82 10 9958 1430.
- <sup>7</sup> Fax: +1 650 736 1984.

- <sup>9</sup> Fax: +1 650 723 4659.
- <sup>10</sup> Fax: +1 650 723 4659.

http://dx.doi.org/10.1016/j.jcrysgro.2014.11.004 0022-0248/© 2015 Elsevier B.V. All rights reserved. is crucial for optical telecommunication systems. With sufficient tensile strain Ge can become a direct bandgap material making light emission possible [1]. Its more symmetric and higher carrier mobilities also make Ge a strong candidate for high speed CMOS applications. To incorporate Ge based devices on a silicon (Si) based platform, integration of the two materials is needed. Hetero-epitaxial growth [2–4] has been actively studied and with the multiple hydrogen annealing at high temperature (MHAH) technique [4], high quality Ge films can be grown on Si. For monolithic integration, selective epitaxial growth has also been studied using SiO<sub>2</sub> as growth mask. With the help of aspect ratio trapping (ART), growth of high quality Ge films, which could be used for optical/ electrical devices, has been demonstrated [5–7].

For high speed optical telecommunication, optical devices based on GOI are being studied [8]. Ge detectors made on epi-Ge films directly grown on Si suffer from slow optical responses because photo-generated carriers deep inside the Si substrate must travel a long distance to be collected at the metal electrodes at the top surface, thereby degrading bandwidth. By placing an insulating layer between Ge and Si, carriers generated within the thin Ge layer only contribute to the optical response and bandwidth can be drastically increased. With the use of GOI platforms,  $\sim$  30 GHz bandwidth detectors have been demonstrated [8–10]. In

<sup>\*</sup> Corresponding author: Department of Electrical Engineeering, Stanford University, Stanford, CA 94305-4075. Fax: +1 650 723 4659.

<sup>&</sup>lt;sup>1</sup> Fax: +1 650 723 4659.

<sup>&</sup>lt;sup>2</sup> Fax: +90 312 266 4126.

<sup>&</sup>lt;sup>3</sup> Fax: +1 650 723 4659.

<sup>&</sup>lt;sup>5</sup> Fax: +82 31 290 5819.

<sup>&</sup>lt;sup>8</sup> Fax: +90 312 266 4126.

addition, for Ge based FinFETs and gate all-around FETs, GOI is used to isolate the channel from the substrate [11,12].

Several different approaches have been studied for creating GOI platform. Wafer bonding provides a very high quality GOI, but the GOI cannot be monolithically integrated with Si substrate and the process cost is expensive [13–16]. Rapid melt growth (RMG) is an alternative approach, but due to the high melting temperature of Ge, the process is limited by the thermal budget and controlling Si diffusion into Ge is problematic [17–20]. Electrical and optical devices have been demonstrated on hetero-epitaxial grown Ge on thin silicon-on-insulator (SOI) [11,12] but the resulting GOI suffers from high density of threading dislocation and the resulting devices are affected by the underlying Si/Ge interface. Additionally, an SOI based GOI approach increases the overall cost of manufacturing due to the high price of SOI substrates.

Lateral overgrowth (LAT-OVG) is another promising approach for monolithic integration of GOI on a Si substrate [20]. ART, defect necking, and hydrogen annealing effectively suppress threading dislocations from the Si/Ge interface. Still, the resulting Ge crystal quality can be limited by the limited growth selectivity. If the selectivity is not high enough, during the growth, poly-crystalline Ge nuclei are formed on the GOI region [21]. Also, when the neighboring Ge crystals coalesce, voids are formed at the point of coalescence in the middle of the GOI region and this void limits further device applications on the resulting GOI [22].

In this paper, LAT-OVG technique for a GOI platform is studied. Suppressing poly-crystalline Ge nucleation due to the limited growth selectivity is studied and technique to eliminate the void is developed. By using optimized growth conditions for each of the seed layer growth, selective growth, and lateral growth steps, monolithic integration of high quality GOI without void and polycrystalline nuclei is demonstrated. By separating the active GOI region from the Si/Ge growth interface and with help of ART, the Ge film quality is improved. We also demonstrate a metalsemiconductor-metal (MSM) photodetector integrated on this GOI platform to show the possibility of monolithic integration of Ge based optical devices on a Si substrate.

#### 2. Process flow

A schematic process flow is shown in Fig. 1(a). Starting with a Si (001) substrate, thermal oxide is grown for the Ge growth mask. The growth window is defined by dry etching (Fig. 1(a1)). For better starting Si surface, bottom 20 nm of the oxide is wet etched using HF. The mask edges are aligned along < 110 > directions. On this substrate, crystalline Ge is grown epitaxially. During the growth at low temperature (400 °C), multiple steps of hydrogen annealing are performed at 825 °C to anneal the defects. After the growth window is filled, Ge starts to grow laterally along the SiO<sub>2</sub> surface (Fig. 1(a2)). When neighboring Ge crystals coalesce with each other, < 100 > directional growth perpendicular to the substrate surface becomes dominant and valleys are quickly filled (Fig. 1(a3)). CMP is performed to make the surface planar (Fig. 1(a4)). The resulting crystalline Ge film sitting on SiO<sub>2</sub> can be used for GOI applications.

For the Ge growth, after HF-last standard cleaning process, the sample is loaded into an Applied Materials Centura epitaxial reactor and the wafer is baked at 1000 °C in hydrogen ( $H_2$ ) to remove Si native oxide. To ensure the high quality of a starting seed layer, a thin Si layer is grown selectively on the exposed Si growth windows using dichlorosilane (DCS). A 100 nm seed Ge layer is grown using 10 sccm of germane gas (GeH<sub>4</sub>) at 30 T and low temperature (400 °C) for better surface coverage [23] for 300 s. Measured growth rate high temperature annealing is then performed under hydrogen ambient. This cycle is repeated twice





**Fig. 1.** (a) Process flow for LAT-OVG and (b) cross-sectional SEM. (a) Process flow: (1) thermal oxidation and growth window definition, (2) growth window filling, lateral growth, and coalescence, (3) gap filling, and (4) CMP. (b) Cross-sectional SEM: (1) (i) initial seed layer growth, (ii) growth window filling, (iii) lateral growth, and <001 > directional growth. Final high temperature (825 °C) annealing after <001 > directional growth rounds the facet shape. (2) Planarization by CMP. Growth window width is 500 nm, oxide thickness 900 nm, and oxide width 5  $\mu$ m.

for better crystal quality. On this 300 nm thick seed layer, Ge is further grown under various conditions using germane.

# 3. Results and discussion

# 3.1. Growth selectivity and nucleation

When an incoming Ge species arrives and is adsorbed on the growth mask surface, it starts to diffuse along the surface. If the species meet nearby Ge epitaxial crystalline regions within a surface diffusion length, they add to the epitaxial growth. Otherwise, they start to form poly-crystalline nuclei.

Unlike the selective growth process, since the Ge layer on the insulator using LAT-OVG is used as an active region for device applications, it is crucial to control the growth selectivity in order to obtain a high quality GOI. SiO<sub>2</sub> and low pressure chemical vapor

deposition (LPCVD) silicon nitride  $(Si_3N_4)$  grown or deposited under different conditions were tried as growth masks. Unlike SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub> provides poor growth selectivity similar to Si selective growth [24]. Although low temperature silicon oxides (LTOS) do not provide decent selectivity, selectivity can be improved when the LTOs are densified at high temperature (higher than 1000 °C). Thermal oxides grown at temperature higher than 1000 °C give the best growth selectivity.

Although thermal oxide grown at 1100 °C provides decent selectivity, poly-crystalline Ge nuclei are formed on SiO<sub>2</sub> surfaces during relatively thick Ge growth required for LAT-OVG. Similar to LAT-OVG of Si [25], adding an etchant gas (HCl) can effectively suppress this nucleation as shown in Table 1. Adding HCl during the growth makes the lateral growth slower. For comparison, the oxide thickness is set to 300 nm, growth window width to 500 nm

Table 1

Nucleation density on SiO2.

Sample	GeH <sub>4</sub> (sccm)	HCl (sccm)	Nucleation density (/100 $\mu m^2)$
a	40	0	> 100
b	40	40	35
c	40	80	25
d	40	160	5

Growth temperature is set to 600 °C, and pressure to 30 T.

and the oxide width to 5  $\mu m$ . Nuclei density is measured when the lateral growth covers the 5  $\mu m$  wide oxide completely. Without HCl, it took 1000 s, with 40 sccm 1200 s, with 80 sccm 2000 s, and with 160 sccm, 2800 s is needed. The nuclei density is counted at  $\sim$  50  $\mu m$  away from the growth opening, so the actual nuclei density within the active GOI region between growth windows should be much lower.

# 3.2. Void formation and elimination

During the lateral growth phase, the growing Ge crystal tends to have negative slope at the growth front to minimize the surface energy. When neighboring Ge crystals coalesce with each other, this reentrant growth region leaves a void. Once coalescence happens, no further Ge species can reach this void region, so this void remains embedded as shown in Fig. 1(b).

To eliminate these voids, various experiments using different growth conditions are performed. The overall shape of the Ge crystal during the growth is determined by the relative growth rates of different crystal planes. For selective Ge growth, bounding crystal planes are <100 >, <111 > and <311 >, and their relative growth speeds can be adjusted by varying the growth temperature, growth window stripe pattern direction, and etchant gas (HCl) flow. By changing the shape of the growing Ge crystal, the void size can be engineered, and at certain conditions, the void can be completely eliminated. While the growing Ge crystal is filling the growth window,



**Fig. 2.** Engineering lateral void size. (a) Lateral void size vs. oxide width. Growth temperature is set to 600 °C. (b, c) Lateral void size under various growth conditions. Oxide width is fixed to 5  $\mu$ m, and no HCl gas is used. Growth time is fixed to 4000 s for coalescence. The void size is measured by cross-sectional SEM. (b) Lateral void size vs. growth temperature. Growth window pattern is aligned along the <110 > direction. (c) Lateral void size vs. growth window stripe pattern alignment. 0° alignment means the pattern is aligned along the <100 > direction. Growth temperature is set to 600 °C, and pressure 30 T.



**Fig. 3.** Cross-sectional and plan-view TEM analysis. Growth window width is 0.5  $\mu$ m and oxide width is 5  $\mu$ m. Oxide thickness is 900 nm. (a) Cross-sectional TEM in GOI region. (b, c) Plan-view TEM. (b) Top of the growth window. Defects propagating along <110> direction are seen. TDD is  $8 \times 10^7$  cm<sup>-2</sup>. (c) GOI region. Threading dislocations are marked with circle. TDD is  $1-3 \times 10^6$  cm<sup>-2</sup>. Insets in both figures show the region of TEM analysis.

#### Table 2

Raman spectroscopy: peak position and FWHM.

	Bulk Ge	epi-Ge	LAT-OVG GOI
Peak position (cm <sup>-1</sup> )	299.950	299.059	299.229
FWHM (cm <sup>-1</sup> )	4.371	4.429	4.382
Strain (%) [33]	—	0.231	0.187

Un-patterned epi-Ge is 1.5  $\mu m$  thick, and LAT-OVG is done on 900 nm thick thermal SiO\_2 growth mask and GOI thickness is 600 nm.

the reentrant growth region at the growth front cannot be formed. The undercut forms and develops during the lateral growth. In the beginning, the undercut becomes bigger as the lateral growth proceeds and later saturates. As a result, with a relatively narrow oxide growth mask, the lateral void size increases with increasing oxide width and saturates with a wider oxide (Fig. 2(a)). For lateral void size measurement for each growth condition, oxide width is fixed at 5  $\mu$ m and

growth window opening is fixed at 3  $\mu$ m. The measured void sizes for different growth conditions are shown in Fig. 2. Several process conditions which can eliminate the void are found (Fig. 2(b)–(c)).

# 3.3. LAT-OVG for GOI

By carefully choosing growth conditions and parameters affecting nucleation and void formation, an optimal LAT-OVG recipe for GOI can be designed. For ART, oxide thickness is set to 900 nm and the growth window width 500 nm. Oxide width, which is the resulting GOI width, is set to 5  $\mu$ m (Fig. 1(b)), with resulting local oxide coverage of 91%. The overall growth process can be divided into three steps: (1) seed layer growth, (2) growth window filling and initial lateral overgrowth, and (3) lateral overgrowth and coalescence. For the seed layer growth, the primary concern is Ge islanding. During this first step, no etchant gas is used since nucleation on the oxide surface is negligible due to the small target thickness and due to short growth time. Ge is grown at lower temperature (400 °C) for better nucleation on the surface of Si [26]. Lower temperature growth also helps to improve the growth selectivity [27]. For the second step, growth window filling, primary concerns are Ge crystal quality and poly-Ge nucleation on SiO<sub>2</sub>. The growth temperature is raised to 600 °C and etchant gas is added to suppress nucleation. To ensure high growth selectivity, 40 sccm of GeH<sub>4</sub> is flown with 160 sccm of HCl at 30 T (Table 1). After 1000 s. complete filling of the growth window and 1.5 µm of additional lateral growth is achieved. Two steps of high temperature annealing are incorporated to increase the crystal quality. For the lateral overgrowth and coalescence step, eliminating the void becomes the primary concern. Growth conditions which can eliminate the void (Fig. 2) are needed at this stage. While maintaining the pressure at 30 T, the growth temperature is set to 500 °C for the void elimination (Fig. 2). To maintain decent growth selectivity, GeH<sub>4</sub> flow is also reduced to 10 sccm. The growth speed of < 311 >growth plane is 30 nm/min at this condition. To ensure the coalescence over the 5 µm wide oxide strip, growth is done for 1200 s. After the coalescence, high temperature (825 °C) hydrogen annealing is followed to enhance Ge migration and anneal dislocations which could have been generated at the coalescence point. Further growth is done at 600 °C to make < 001 > directional growth dominant. At this stage, the SiO<sub>2</sub> surface is completely covered with Ge and nucleation cannot occur. GeH<sub>4</sub> flow is now raised to 20 sccm for faster growth. Under this condition, the measured <001 > directional growth speed is 200 nm/min and the valley at the center of each GOI region is quickly filled within 300 s. For better crystal quality, final high temperature annealing is performed at 825 °C (Fig. 1(b)).

# 3.4. CMP and planarization

10<sup>3</sup>

102

10<sup>1</sup>

10

10

-1

PL intensity (a.u.)

Fig. 1(b1) shows a cross-sectional scanning electron micrograph (SEM) image. Despite of surface planarization due to the valley

600 nm epi-Ge

1.5 um epi-Ge LAT-OVG GOI



1

Time (ns)

1.5

2

2.5

3

0.5

0

Table 3

Minority carrier lifetime from TRPL.

-0.5

	600 nm epi-Ge (Bulk growth)	1.5 μm epi-Ge (Bulk growth	LAT-OVG GOI
TDD (cm <sup>-2</sup> )	3 × 108*	2 × 107*	1–3 × 106
Lifetime (ns)	0.239	0.615	1.767

LAT-OVG is done on 900 nm thick thermal SiO<sub>2</sub> growth mask and GOI thickness is 600 nm.

\* TDD numbers for un-patterned epi-Ge are from previous study [26].

filling and the surface migration during high temperature annealing, macro-scale height differences still exist because coalescence does not happen exactly at the same time along the long growth front and because the geometry of the growth window pattern underneath may vary. To achieve a planar surface, CMP is performed. GnP Poly-400L CMP system with Ultra-Sol S10 slurry (70 nm colloidal silica) is used. Measured polishing rate of Ge on the GOI is 100 nm/min. After CMP, the surface RMS roughness is decreased down to 0.6 nm (Fig. 1(b2)).

# 3.5. Quality of GOI

LAT-OVG separates the active GOI device regions from the defective Si/Ge interface and benefits from ART and defect necking [28]. Hence Ge crystal quality in GOI can be improved as compared to blanket growth with the same thickness. Cross-sectional TEM (Fig. 3(a)) shows very high quality Ge grown on SiO<sub>2</sub>.

Threading dislocation density (TDD) is obtained by plan-view TEM (Fig. 3(b)–(c)) and atomic force microscopy (AFM). TDD values from two different regions are measured: at the top of the growth window (Fig. 3(b)), and on the GOI region (Fig. 3(c)). At the top of the growth window region, 900 nm above the Si/Ge interface, measured defect





Fig. 5. LAT-OVG MSM light response. (a) wavelength: 850 nm, laser power: 540 µW and (b) wavelength: 1550 nm, laser power: 100  $\mu$ W.

density is  $8 \times 10^7$  cm<sup>-2</sup>. This number is not so different from previously reported numbers on bulk growth with the same thickness (900 nm) [26,29] and comparable to the selective epitaxial growth without ART (Fig. 3(b)). On the other hand, TDD measured on a 600 nm thick GOI region drops to  $1-3 \times 10^6$  cm<sup>-2</sup> (Fig. 3(c)). This number is more than 10 × improvement over the previously reported value from bulk growth [24,26] and shows that TDD is effectively suppressed by defect necking.

Raman spectroscopy is used to measure the in-plane strain (Table 2). Both un-patterned epi-growth and LAT-OVG give biaxial tensile strain [30–32], but when compared to the un-patterned epi-growth, strain level in LAT-OVG is smaller (Table 2) [33]. Full width half maximum (FWHM) also confirms the improvement in Ge crystal quality by employing LAT-OVG.

TRPL [34] is used to measure minority carrier lifetime in LAT-OVG GOI. Results using time-correlated single-photon counting technique are shown in Fig. 4 and Table 3. Compared to the unpatterned epi-growth with the same thickness (600 nm), LAT-OVG GOI shows more than  $7 \times$  improvement in minority carrier lifetime. Since threading dislocations act as acceptor-like traps and limit minority carrier lifetime [35,36], lower threading dislocation density is believed to be the main reason for this improvement.  $\sim 3 \times$  improvement in minority carrier lifetime is observed in LAT-OVG GOI when compared to un-patterned growth Ge with same growth distance from Si/Ge interface (1.5 µm).

Since GOI-based photodetectors monolithically integrated on Si platform using bulk epi-growth on SOI suffered from large dark current mainly due to the high TDD [6,37,38], this low TDD number and subsequent results are very encouraging for further optoelectronic device applications.

#### 3.6. Photoresponse

For this platform to be useful for optical interconnects applications, a good optical response at wavelengths of 850 nm and 1550 nm is crucial [39]. To demonstrate the optical response, simple metal-semiconductor-metal (MSM) photodetector is made on LAT-OVG GOI. Thickness of the oxide growth mask is kept 900 nm and the thickness of the GOI 600 nm. Active region is defined by dry etching to isolate the devices from the growth window area which is defective. On this GOI mesa, lateral MSM is fabricated. For the metal contact, 20 nm chromium followed by 200 nm gold is used. Distance between the metal contacts is 5  $\mu$ m. 850 nm and 1550 nm lasers are used and the device is illuminated from the top. Current-voltage (I-V) characteristics with and without light are shown in Fig. 5. Though dark current is high due to the Fermi level pinning, I-V characteristics show optical absorption of LAT-OVG GOI at 850 nm and 1550 nm wavelengths, confirming that this platform can be used for optical interconnects.

# 4. Conclusion

The influence of growth conditions on LAT-OVG is studied. An optimal recipe for LAT-OVG is designed by using different process conditions during different steps of the growth. Initial Ge seed layer growth is done at a low temperature (400 °C) which provides better coverage. Hydrogen annealing is done at high temperature (825 °C) after the seed layer growth. This cycle is repeated several times for a better quality seed layer deposition. On this seed Ge layer selective Ge growth is done to fill the growth window, with high HCl gas flow used to minimize nucleation on the oxide. During the lateral growth phase, growth conditions are optimized to eliminate any void at the intersection of the two growth fronts. After coalescence, the HCl gas is turned off since nucleation suppression is no longer needed. After the initial valleys are filled

by dominant < 100 > growth, CMP is done for further planarization. High quality crystalline Ge on SiO<sub>2</sub> is observed by crosssectional TEM. Low TDD of  $1-3 \times 10^6$  cm<sup>-2</sup> is measured from planview TEM analysis. Raman spectroscopy is used to evaluate the strain level. Just like the bulk epi-growth, 0.20% of residual biaxial tensile strain is observed. MSM light response confirms good light absorption at 850 nm and 1550 nm wavelengths and this GOI platform can be used for optical interconnects.

#### Acknowledgment

This research was supported by International Collaborative R&D program of the Korea Institute of Energy Technology Evaluation and Planning (KETEP) grant funded by the Korea government Ministry of Knowledge Economy (No. 2011-8520010030).

#### References

- [1] D.S. Sukhdeo, D. Nam, J.-H. Kang, M.L. Brongersma, K.C. Saraswat, Direct bandgap germanium-on-silicon inferred from 5.7% < 100 > uniaxial tensile strain, Photonics Research 2 (2014) A8–A13.
- [2] W.H. Brattain, J. Bardeen, Dislocation-free Stranski-Krastanov growth of Ge on Si (100), Phys. Rev Lett. 64 (1990) 1943–1946.
- [3] A. Nayfeh, C.O. Chui, K.C. Saraswat, Effects of hydrogen annealing on heteroepitaxial-Ge layers on Si: surface roughness and electrical quality, Appl. Phys. Lett. 85 (2004) 2815.
- [4] Shin-ichi Kobayashi, Y. Nishi, K.C. Saraswat, Effect of isochronal hydrogen annealing on surface roughness and threading dislocation density of epitaxial Ge films grown on Si, Thin Solid Films 518 (2010) S136–S139.
- [5] J.-S. Park, J. Bai, M. Curtin, B. Adekore, M. Carroll, A. Lochtefeld, Defect reduction of selective Ge epitaxy in trenches on Si (001) substrates using aspect ratio trapping, Appl. Phys. Lett. 90 (2007) 52113.
- [6] Z. Cheng, J.-S. Park, J. Bai, J. Li, J. Hydrick, J. Fiorenza, A. Lochtefeld, Aspect ratio trapping heteroepitaxy for integration of germanium and compound semiconductors on silicon, Solid-State Integr.-Circuit Technol. (2008) 1425–1428.
- [7] J.G. Fiorenza, J.-S. Park, J.M. Hydrick, J. Li, J. Li, M. Curtin, M. Carroll, A. Lochtefeld, Aspect ratio trapping: a unique technology for integrating Ge and III–Vs with silicon CMOS, in: Proceedings of the 218th ECS Meeting, 2010, p. 1955.
- [8] S.J., Koester, G. Dehlinger, J.D. Schaud, J.O. Chu, Q.C. Ouyang, A. Grill, Germanium-on-insulator photodetectors, in: Proceedings of the IEEE International Conference on Group IV Photonics, 2005, pp.171–173.
- [9] S. Assefa, F. Xia, S.W. Bedell, Y. Zhang, T. Topuria, P.M. Rice, Y.A. Vlasov, CMOSintegrated high-speed MSM germanium waveguide photodetector, Opt. Express 18 (2010) 4986–4999.
- [10] D. Feng, S. Liao, P. Dong, N.-N. Feng, D. Zheng, H. Liang, R. Shafiha, G. Li, J. Cunningham, K. Raj, A.V. Krishnamoorthy, M. Asghari, Horizontal p-i-n high speed Ge waveguide detector on large cross-section SOI waveguide, in: Proceedings of the Optical Fiber Communication Conference, 21–25 March 2010, pp. 1–3.
- [11] C.-T. Chung, C.-W. Chen, J.-C. Lin, C.-C. Wu, C.-H. Chien, G.-L. Luo, First experimental Ge CMOS FinFETs directly on SOI substrate, in: Proceedings of the IEDM, 10–13 December 2012, pp. 16.4.1–16.4.4.
- [12] C.-T. Chung, C.-W. Chen, J.-C. Lin, C.-C. Wu, C.-H. Chien, G.-L. Luo, C.-C. Kei, C.-N. Hsiao, Epitaxial germanium on SOI substrate and its applications of fabricating high I<sub>on</sub>/I<sub>off</sub> ratio Ge FinFETs, IEEE Trans. Electron Devices 60 (6) (2013) 1878–1883.
- [13] C.J. Tracy, P. Fejes, J.D. Theodore, P. Maniar, E. Johnson, A.J. Lamm, A.M. Palmer, I.J. Malik, P. Ong, Germanium-on-insulator substrates by wafer bonding, J. Electron. Mater. 33 (8) (2004).
- [14] Y. Iwasaki, Y. Nakamura, J. Kikkawa, M. Sato, E. Toyoda, H. Isogai, K. Izunome, A. Sakai, Electrical characterization of wafer-bonded germanium-on-insulator subsrates using a four-point-probe pseudo-metal-oxide-semiconductor fieldeffect transistor, Jpn. J. Appl. Phys. 50 (2011) (04DA14).
- [15] R. Yu, K.Y. Byun, I. Ferain, D. Angot, R. Morrison, C. Colinge, Fabrication of germanium-on-insulator by low temperature direct wafer bonding, in: Proceedings of the 10th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), 1–4 Nov. 2010, 2010, pp. 953–955.
- [16] A. Sakai, S. Yamasaka, J. Kikkawa, S. Takeuchi, Y. Nakamura, Y. Moriyama, T. Tezuka, K. Izunome, GOI substrates: fabrication and characterization, ECS Trans. 50 (9) (2012) 709–725.
- [17] Y. Liu, M.D. Deal, J.D. Plummer, High-quality single-crystal Ge on insulator by liquidphase epitaxy on Si substrates, Appl. Phys. Lett. 84 (2004) 2563.
- [18] D.J. Tweet, J.J. Lee, J.-S. Maa, S.T. Hsu, Characterization and reduction of twist in Ge on insulator produced by localized liquid phase epitaxy, Appl. Phys. Lett. 87 (2005) 141908.
- [19] H.Y.S. Koh, Rapid melt growth of silicon germanium for heterogeneous integration on silicon (Ph.D. dissertation), Stanford University, 2011.
- [20] J.-S. Park, M. Curin, J.M. Hydrick, J. Bai, J.-T. Li, Z. Cheng, M. Caroll, J.G. Florenza, A. Lochtefeld, Low-defect-density Ge epitaxy on Si (001) using aspect ratio

trapping and epitaxial lateral overgrowth, Electrochem. Solid State Lett. 12 (4) (2009) H142–H144.

- [21] J.H. Nam, T. Fuse, Y. Nishi, K.C. Saraswat, ECS Trans. 45 (4) (2012) 203–208.
  [22] H.-Y. Yu, S.-L. Cheng, J.-H. Park, A.K. Okyay, M.C. Onbasli, B. Ercan, Y. Nishi
- [22] H.-T. Tu, S.-L. Cheng, J.-H. Park, A.K. Okya, M.C. Ohdash, D. Eltan, F. Iwish, K.C. Saraswat, High quality single-crystal germanium-on-insulator on bulk Si substrates based on multistep lateral over-growth with hydrogen annealing, Appl. Phys. Lett. 97 (2010) 063503.
- [23] R. Hull, J.C. Bean, Germanium Silicon: Physics and Materials, 56, Academic Press, San Diego, 1999.
- [24] J.T. Fitch, Selective mechanisms in low pressure selective epitaxial silicon growth, J. Electrochem. Soc. 141 (4) (1994) 1046–1055.
- [25] D.R. Bradbury, T.I. Kamins, C.-W. Tsao, Control of lateral epitaxial chemical vapor deposition of silicon over insulators, J. Appl. Phys. 55 (2) (1984).
- [26] G. Wang, R. Loo, E. Simoen, L. Souriau, M. Caymax, M.M. Heyns, B. Blanpain, A model of threading dislocation density in strain-relaxed Ge and GaAs epitaxial films on Si (100), Appl. Phys. Lett. 94 (2009) 102115.
- [27] M. Kim, O.O. Olubuyde, J.U. Yoon, J.L. Hoyt, Selective epitaxial growth of Geon-Si for photodiode applications, ECE Trans. 16 (10) (2008) 837–847.
- [28] T.A. Langdo, C.W. Leitz, M.T. Currie, E.A. Fitzgerald, A. Lochtefeld, D.A. Antoniadis, High quality Ge on Si by epitaxial necking, Appl. Phys. Lett. 76 (2000) 3700.
- [29] J.M. Hartmann, J.-F. Damlescourt, Y. Bogumilowicz, P. Hollinger, G. Rolland, T. Billon, Reduced pressure-chemical vapor deposition of intrinsic and doped Ge layers on Si (001) for microelectronics and optoelectronics purposes J. Cryst. Growth 274 (2005) 90–99.
- [30] Y. Ishikawa, K. Wada, D.D. Cannon, J. Liu, H.C. Luan, L.C. Kimerling, Straininduced band gap shrinkage in Ge grown on Si substrate, Appl. Phys. Lett. 82 (2003) 2044.

- [31] A.K. Okyay, A. Nayfeh, N. Ozguven, T. Yonehara, P.C. McIntyre, Krishna C. Saraswat, Strain enhanced high efficiency Germanium photodetectors in the near infrared for integration with Si, IEEE LEOS (2006) 460–461.
- [32] A.K. Okyay, A. Nayfeh, T. Yonehara, A. Marshall, P.C. McIntyre, Krishna C. Saraswat, High-efficiency metal-semiconductor-metal photodetectors on heteroepitaxially grown Ge on Si, Opt. Lett. 31 (2006) 2565.
- [33] H. Chen, Y.K. Li, C.S. Peng, H.F. Liu, Q. Huang, J.M. Zhou, Crosshatching on a SiGe film growth on a Si (001) substrate studied by Raman mapping and atomic force microscopy, Phys. Rev. B 65 (2002) 233303.
- [34] C.L. Andre, J.J. Boeckl, D.M. Wilt, A.J. Pietra, M.L. Lee, E.A. Fitzgerald, B.M. Keyes, S.A. Ringel, Impact of dislocations on minority carrier electron and hole lifetimes in GaAs grown on metamorphic SiGe substrates, Appl. Phys. Lett. 84 (2004) 3447.
- [35] P.N. Grillot, S.A. Ringel, E.A. Fitzgerald, G.P. Watson, Y.H. Xie, Electron trapping kinetics at dislocations in relaxed Ge<sub>0.3</sub>Si<sub>0.7</sub>/Si heterostructures, J. Appl. Phys. 77 (1995) 3248.
- [36] J.-H. Yang, Y. Wei, X.-Y. Cai, J.-Z. Ran, The effects of threading dislocations and tensile strain in Ge/Si photodetector, Microelectron. Int. 27/2 (2010) 113–116.
- [37] SJ. Koester, G. Dehlinger, J.O. Chu, Germanium-on-SOI infrared detectors for integrated photonic applications, IEEE J. Sel. Top. Quantum Electron. 12 (2006) 6.
- [38] L. Vivien, J. Osmond, J.-M. Fedeli, D. Marris-Morini, P. Crozat, J.-F. Damlencourt, E. Cassan, Y. Lecunff, S. Laval, 42 GHz p.i.n Germanium photodetector integrated in a silicon-on-insulator waveguide, Opt, Express. (2009).
- [39] S.J. Koester, J.D. Schaub, G. Dehlinger, J.O. Chu, Germanium-on-SOI infrared detector for integrated photonics applications, IEEE J. Sel. Top. Quantum Electron. 12 (2006) 6.